 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| March 1998 FDC654P P-Channel Enhancement Mode Field Effect Transistor General Description These P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package. Features -3.6 A, -30 V. RDS(ON) = 0.075 @ VGS = -10 V RDS(ON) = 0.125 @ VGS = -4.5 V. SuperSOTTM-6 package design using copper lead frame for superior thermal and electrical capabilities. High density cell design for extremely low RDS(ON). Exceptional on-resistance and maximum DC current capability. SOT-23 SuperSOTTM-6 SuperSOTTM-8 SO-8 SOT-223 SOIC-16 S D D 1 6 4 .65 G pin 1 2 5 D D SuperSOT TM -6 3 4 Absolute Maximum RatingsT A = 25C unless otherwise note Symbol Parameter VDSS VGSS ID PD Drain-Source Voltage Gate-Source Voltage - Continuous Drain Current - Continuous - Pulsed Maximum Power Dissipation (Note 1a) (Note 1b) (Note 1a) FDC654P -30 20 -3.6 -10 1.6 0.8 -55 to 150 Units V V A W TJ,TSTG RJA RJC Operating and Storage Temperature Range C THERMAL CHARACTERISTICS Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case (Note 1a) (Note 1) 78 30 C/W C/W (c) 1998 Fairchild Semiconductor Corporation FDC654P Rev.C ELECTRICAL CHARACTERISTICS (TA = 25C unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units OFF CHARACTERISTICS BVDSS Drain-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Zero Gate Voltage Drain Current VGS = 0 V, ID = -250 A ID = -250 A, Referenced to 25 o C VDS = -24 V, VGS = 0 V TJ = 55 C IGSSF IGSSR VGS(th) Gate - Body Leakage, Forward Gate - Body Leakage, Reverse VGS = 20 V, VDS = 0 V VGS = -20 V, VDS = 0 V VDS = VGS, ID = -250 A ID = -250 A, Referenced to 25 oC VGS = -10 V, ID = -3.6 A TJ = 125 C VGS = -4.5 V, ID = -2.7 A ID(on) gFS Ciss Coss Crss tD(on) tr tD(off) tf Qg Qgs Qgd IS VSD Notes: 1. RJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. RJC is guaranteed by design while RCA is determined by the user's board design. a. 78oC/W when mounted on a minimum on a 1 in2 pad of 2oz Cu in FR-4 board. b. 156oC/W when mounted on a minimum pad of 2oz Cu in FR-4 board. 2. Pulse Test: Pulse Width < 300s, Duty Cycle < 2.0%. o o -30 -29 -1 -10 100 -100 V mV /oC A A nA nA BVDSS/TJ IDSS ON CHARACTERISTICS (Note 2) Gate Threshold Voltage Gate Threshold VoltageTemp.Coefficient Static Drain-Source On-Resistance -1 -1.7 3.6 0.065 0.094 0.11 -5 3 0.075 0.127 0.125 A S -3 V mV /oC VGS(th)/TJ RDS(ON) On-State Drain Current Forward Transconductance VGS = -4.5 V, VDS = -5 V VDS = -10 V, ID = -3.6 A VDS = -15 V, VGS = 0 V, f = 1.0 MHz DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance Reverse Transfer Capacitance 435 245 70 pF pF pF SWITCHING CHARACTERISTICS (Note 2) Turn - On Delay Time Turn - On Rise Time Turn - Off Delay Time Turn - Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge VDS = -15 V, ID = -3.6 A, VGS = -10 V VDD = -15 V, ID = -1 A, VGS = -10 V, RGEN = 6 10 7 26 18 10.5 2 2.6 18 14 42 29 15 ns ns ns ns nC nC nC DRAIN-SOURCE DIODE CHARACTERISTICS Continuous Source Diode Current Drain-Source Diode Forward Voltage VGS = 0 V, IS = -1.3 A (Note 2) -1.3 -0.8 -0.62 -1.2 -1 TJ = 125oC A V FDC654P Rev.C Typical Electrical Characteristics 15 2 -ID , DRAIN-SOURCE CURRENT (A) -6.0 -5.0 R DS(ON), NORMALIZED 12 DRAIN-SOURCE ON-RESISTANCE VGS = -10V -4.5 -4.0 V GS = -3.5 V 1.5 9 -4.0 -4.5 1 6 -3.5 3 -5.0 -5.5 -6.0 -7.0 -10 -3.0 0 0 1 2 3 4 , DRAIN-SOURCE VOLTAGE (V) 5 0.5 -V DS 0 3 6 9 12 15 -I D , DRAIN CURRENT (A) Figure 1. On-Region Characteristics. Figure 2. On-Resistance Variation with Drain Current and Gate Voltage. 0.3 1.6 1.4 I D = -3.6A VGS = -10V R DS(ON) , ON-RESISTANCE (OHM) DRAIN-SOURCE ON-RESISTANCE ID = -1.8A 0.25 R DS(ON), NORMALIZED 1.2 0.2 1 0.15 T A = 125C 0.8 0.1 0.6 -50 25C -25 0 25 50 75 100 TJ , JUNCTION TEMPERATURE (C) 125 150 0.05 2 4 6 8 10 -VGS , GATE TO SOURCE VOLTAGE (V) Figure 3. On-Resistance Variation with Temperature. Figure 4. On-Resistance Variation with Gate-to-Source Voltage. VDS = -5.0V -ID , DRAIN CURRENT (A) 12 T = -55C J 25C 125C -IS , REVERSE DRAIN CURRENT (A) 15 15 VGS = 0V 1 TJ = 125C 25C -55C 9 0.1 6 0.01 3 0.001 0 0 0.5 1 1.5 2 2.5 3 0.0001 0 0.2 0.4 0.6 0.8 1 1.2 1.4 -VGS , GATE TO SOURCE VOLTAGE (V) -VSD , BODY DIODE FORWARD VOLTAGE (V) Figure 5. Transfer Characteristics. Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature. FDC654P Rev.C Typical Electrical And Thermal Characteristics 10 -VGS , GATE-SOURCE VOLTAGE (V) 1500 I D = -3.6A 8 VDS = -5V -10V CAPACITANCE (pF) -15V 600 Ciss Coss 200 6 4 2 80 0 0 2 4 6 8 10 12 Q g , GATE CHARGE (nC) f = 1 MHz VGS = 0 V 30 0.1 0.2 -V DS Crss 0.5 1 2 5 10 30 , DRAIN TO SOURCE VOLTAGE (V) Figure 7. Gate Charge Characteristics. Figure 8. Capacitance Characteristics. 30 10 -I D , DRAIN CURRENT (A) 3 1 0.3 0.1 0.03 0.01 0.1 N) S(O RD IT LIM 5 10 1m s 0u s POWER (W) 4 SINGLE PULSE RJA =See note 1b TA = 25C 10 10m s 3 0m s VGS = -10V SINGLE PULSE RJA = See Note 1b A TA = 25C 0.2 0.5 1 2 1s DC 2 1 0 0.01 0.1 1 10 100 300 5 10 30 50 SINGLE PULSE TIME (SEC) - VDS , DRAIN-SOURCE VOLTAGE (V) Figure 9. Maximum Safe Operating Area. Figure 10. Single Pulse Maximum Power Dissipation. 1 r(t), NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE 0.5 D = 0.5 0.2 0.1 0.05 0.2 0.1 P(pk) 0.05 0.02 0.01 Single Pulse RJA (t) = r(t) * R JA R JA = See Note 1b t1 TJ - T A t2 0.02 0.01 0.0001 = P * R JA(t) Duty Cycle, D = t 1/ t 2 0.01 0.1 t 1, TIME (sec) 1 10 100 300 0.001 Figure 11. Transient Thermal Response Curve. Note: Thermal characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design. FDC654P Rev.C |
Price & Availability of FDC654P
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |